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Abstract One of the main objectives of modern Micro-
electronics is the fabrication of devices with increased cutoff
frequency and decreased level of noise. At this moment, the
best devices for high-frequency, low-noise behavior are High
electron mobility transistors (HEMTs) based on InGaAs and
InAs channels. In this work, a complete analysis of ultra-
short-gate HEMTs has been carried out by using a semi-
classical Monte Carlo simulator, paying special attention to
the noise performance. The validity of the model has been
checked through the comparison of the simulated results with
static, dynamic and noise measurements in real HEMTs. In
order to reproduce the experimental results, we have included
in the model some important real effects such as degeneracy,
surface charges, presence of dielectrics and contact para-
sitics. The cryogenic performance of the HEMTs has also
been analyzed. The influence of the parasitic resistances,
width of the devices, value of the δ-doping and recess length
has been analyzed when scaling down the gate length of the
transistors to 50 nm aiming at achieving higher cutoff fre-
quencies and better noise performance. The important effect
of the impact ionization mechanisms and the consequent kink
effect on the noise in both InGaAs and InAs based HEMTs
have also been studied. Finally the advantages of the use of
a double gate topology are quantified.
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1 Introduction
One of the main problems found when trying to increase the
operating frequency of a given active device is the degrada-
tion of the signal-to-noise ratio; in other words, the signal
being amplified is hidden by the fluctuations generated by
the device [1]. This problem is enhanced when dealing with
low amplitude signals, originating from far emitters (as in the
case of satellite communications, radio astronomy or remote
sensing applications) or limited by power constraints (as in
the case of mobile phones). Therefore, the improvement of
the frequency performance of the devices must achieve not
only the highest possible values of ft (current gain cutoff
frequency) and fmax (maximum frequency of oscillation),
but also the lowest possible levels of noise. High electron
mobility transistors (HEMTs) provide better performances
than MESFETs, which in the past were the most popular
high-frequency and low-noise devices. The reduction of the
gate length is the typical way to enhance the high-frequency
performance, and consequently the noise behavior of FETs.
In fact, one possible way to diminish the noise figure of the
transistors is to increase their cutoff frequency, since both are
strongly linked [2]. However, the optimum bias conditions
for minimum noise operation (at low current level) are not
the same providing the maximum cutoff frequencies, so that,
apart from the simple scaling rules, one must think about
some alternative optimizations that can also be implemented
in order to minimize the noise of the devices.
Important improvements can be obtained by using an ade-
quate material system. The flexibility in the choice of the
material composition of HEMTs has been made possible by
the progress in material growth techniques, which permit the
fabrication not only of high quality lattice matched hetero-
junctions but also pseudomorphic (strained) layers on both
GaAs and InP substrates. Indeed, the cutoff frequencies of
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pseudomorphic HEMTs (pHEMTs) using InGaAs channels
with increased In content are much higher than those reached
by usual lattice matched In0.53Ga0.47As/In0.52Al0.48As
HEMTs (LM-HEMTs). pHEMTs benefit from the superior
mobility of the channel material and the higher energy bar-
rier at the heterojunction, which leads to a stronger carrier
confinement in the channel. High mobility narrow bandgap
semiconductors such as InAs have also been used as chan-
nel materials in AlSb/InAs HEMTs (Sb HEMTs) [3,4], but
technological difficulties (mainly related to growth defects
and non-perfect heterojunctions) and the intrinsically nar-
row bandgap of InAs (and the consequent kink effect and
gate leakage, associated with the onset of impact ionization
mechanisms) have not allowed to outclass the performances
obtained by InGaAs/AlInAs HEMTs by now. The best results
have been obtained by using composite channels (made up
with both InAs and InGaAs), leading to fmax above 1 THz
[5], ft of more than 700 GHz [6], and both ft and fmax in
excess of 640 GHz [7]. These remarkable results stem from
the combination of the improvement of the channel trans-
port properties with aggressive scaling (gate length below
30 nm together with gate to channel distances below 10 nm)
and a crucial reduction of parasitics. Efforts are presently
being made to improve the cost-competitiveness of HEMT
electronics, basically focused on the promising metamorphic
technology, in which the standard InGaAs/InAlAs epilayer
is grown on GaAs substrates [8].
The impressive performance of Northrop Grumman’s
HEMTs [5] have allowed the fabrication of MMICs pro-
viding low noise amplification at 270 GHz with a noise fig-
ure of 7.5 and 11.4 dB gain [9], and almost enter the THz
range, with an amplifier at 670 GHz with a noise figure of
13 and 8 dB gain [10]. Remarkable performances have also
been obtained at 600 GHz with MMICs based on the 35 nm
InGaAs HEMTs fabricated at Fraunhofer Institute [11]. But
in spite of the recent technological advances, there are sys-
tems, mainly dedicated to radio astronomy, in which the room
temperature noise of any present device is not sufficiently
low. For such applications, it is necessary the use of cryo-
genically cooled low noise amplifiers (LNAs) [8,12,13], so
that the understanding of the physical mechanisms at the ori-
gin of the noise in HEMTs at low temperature is also very
important.
Moreover, III–V HEMTs have still some hitch to be
removed, like the kink effect: an anomalous increase of drain
current Id at a certain high-enough value of the drain-source
voltage (Vds) [14,15]. Apart from a decrease in the gain, this
effect emerges accompanied by a significant enhancement in
the gate leakage current [16] and consequently poorer noise
performance of the transistors [17]. This kink effect inten-
sifies when decreasing the bandgap of the channel material
(as happens when increasing the amount of In in InGaAs
channels, aiming to reach higher mobility) and when scal-
ing down the gate length of the devices (leading to increased
electric fields), which also enhances the short channel effects.
As a consequence, in order to optimize the high frequency or
the low-noise behavior of the devices (that usually cannot be
reached together) not only the gate-to-channel distance must
be chosen carefully, but also many other technological para-
meters (both geometrical and electrical): width of the device,
length, depth and position of the recess, thickness and dop-
ing of the different layers, etc. Historically, these parameters
have been optimized by classical simulation techniques or,
when such simulations are not applicable, by the expensive
‘test and error’ procedure. With the use of computer simu-
lation, the design optimization can be made in a short time
and with no money spent. However, classical modelling of
electronic devices meets important difficulties when dealing
with advanced transistors, mainly due to their small size, and
the Monte Carlo (MC) technique appears as the most appro-
priate choice [18], in spite of requiring intensive computing
resources.
In this work we will review the noise modelling of InGaAs
and InAs HEMTs performed with a 2D ensemble MC sim-
ulator, the validity of which has been checked by means of
the comparison with experimental results of static character-
istics, small signal behavior and noise performance of fabri-
cated HEMTs [13,19]. Using this MC simulator as analyzing
tool, we can optimize the values of some key technological
parameters, thus providing some useful design rules for the
fabrication of HEMTs aiming to high-frequency and/or low-
noise applications [20,21].
2 Monte Carlo simulator
Classical modelling of electronic devices meets impor-
tant difficulties when dealing with ultra-short gate HEMTs
mainly due to the appearance of high electric fields leading to
quasi-ballistic transport and hot carrier effects. Moreover, in
the case of heterojunction devices, the electron confinement
can also give rise to quantum effects such as degeneracy,
energy quantization in the channel and tunneling from the
channel to the gate. If an exact description were required it
would be necessary to self-consistently solve Poisson and
Schrödinger equations, which, for the moment, is an unaf-
fordable task in terms of computation time for a realistic
dynamic simulation. In order to overcome these difficul-
ties, we will make use of a semiclassical ensemble MC
simulator coupled with a two-dimensional Poisson solver
without considering neither the quantization of energy lev-
els in the 2DEG, nor the quantum reflection or tunneling
through the gate or the barrier at the heterojunction (classi-
cal laws of conservation of energy and momentum perpen-
dicular to the heterojunction are used). The only quantum
effect taken into account is the Pauli exclusion principle,
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considered using the rejection technique described in [22],
where the electron heating and nonequilibrium screening
effects are introduced by using the local electron tempera-
ture [23,24]. Three non-parabolic spherical valleys (, L and
X) with ionized impurity, alloy, polar and non-polar optical
phonon, acoustic phonon and intervalley scattering mech-
anisms are taken into account. Material parameters for the
Al0.48In0.52As/Ga0.47In0.53As heterojunction are reported in
Ref. [23] and for InAs/AlSb in [25].
Ohmic boundary conditions [26] are considered at the
drain and source contacts, with non-uniform profiles of
potential and electron concentration (as if real top electrodes
were used) [27,28]. The gate Schottky contact allows carriers
to leave the device, but it does not inject them. The Schottky
barrier height, VSch , is not included in our simulations, so it
must be introduced externally.
The effect of the surface potential at the cap and recess
surfaces of the device is modelled through a fixed nega-
tive surface charge (which is a good approximation at low
biasing) that provokes carrier depletion in its surroundings
[29–31]. The value of the surface charge is not the same
in the whole device, since in the bottom of the recess the
interface semiconductor is non-doped AlInAs (or AlSb in
Sb-HEMTs), while in the rest it is the highly doped cap layer
material. These two values of the surface charge will be taken
as adjustable parameters that allow the fitting of the experi-
mental I -V characteristics.
State-of-the-art InGaAs and InAs HEMTs are very sus-
ceptible to suffer impact ionization processes due to the small
bandgap of the channel material and the very high electric
fields appearing in the gate-drain region when the device
dimensions are shortened to improve the operation frequency.
Impact ionization and the subsequent hole dynamics (jointly
with recombination processes) are responsible for the kink
effect [14,15]. Kink phenomena, not completely understood
in short-channel HEMTs, lead also to a large enhancement of
the noise in the transistors [17]. We have included in the MC
simulator all the processes causing the kink effect, essentially
impact ionization and hole recombination. Electron impact
ionization is implemented by using the Keldysh approach








if E > Eth
0 if E > Eth
, (1)
where E is the electron kinetic energy, Eth the threshold
energy and S a measure of the hardness or softness of the
threshold. Hole impact ionization is negligible for the con-
sidered applied voltages. Typically, Eth and S are adjusted
to reproduce the ionization coefficients measured experimen-
tally [33,34]. Hole recombination is considered to take place
with a characteristic time τrec, i.e. with a probability 1/τrec.
3 Parasitic elements: small signal equivalent circuit
In order to carry out the comparison of the measured results
(extrinsic) with those obtained from the simulation (intrin-
sic), it is necessary to include in a post-processing stage the
parasitic elements that are not present in the MC simulation.
First, the source and drain contact resistances (Rs and Rd )
must be included analytically in the calculation of the Id−Vds
characteristics [35] (since the simulations are performed at
constant intrinsic Vgs , it is necessary to interpolate the results
to obtain Id − Vds curves at constant extrinsic Vgs). Rg does
not affect the static results due to the null mean gate current.
The extrinsic small-signal equivalent circuit that we will
use for the RF and noise calculations is shown in Fig. 1. The
shaded area corresponds to the intrinsic section, represented
by the most commonly used intrinsic equivalent circuit for
HEMTs [29,36]. These intrinsic elements are extracted tak-
ing as a basis the Y parameters of the HEMT, calculated using
the classical MC technique [37] (Fourier-transforming the
transient gate/drain current response to voltage steps applied
at both gate and drain contacts). For a correct comparison
between the intrinsic experimental and simulated equivalent
circuits, we have to consider that even when de–embedding
the extrinsic parameters from the experimental results, there
are still some effects that the MC is not accounting for, such
as fringing and cross talk capacitances in the layout. Three




ds , must be added
to the MC results to reproduce the effects associated with the
topology of the metallic accesses to the devices. The values of
these quasi-extrinsic capacitances are determined by fitting
the experimental data at zero current, where it remains only
the effect of the geometric (extrinsic and intrinsic) capaci-
tances, independent of the biasing. The intrinsic equivalent
circuit obtained from the MC simulation together with these
additional capacitances correspond to the ‘intrinsic’ small-




















Fig. 1 Equivalent circuit of the devices. The shaded area represents
the intrinsic elements that are obtained by the MC simulation, while the
dotted box encloses the ‘intrinsic’ equivalent circuit from the point of
view of experimental measurements (just excluding the contact para-
sitics)
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imental measurements, which is determined excluding the
effect of contact resistances, capacitances and inductances
[36]. Thus, we must perform the comparison of the mea-
sured ‘intrinsic’ equivalent circuit with the coupling of the
usual intrinsic circuit obtained from MC simulations and the
extrinsic capacitances, which is represented in Fig. 1 inside
the dotted box.
The intrinsic Y parameters of the HEMT obtained with
the MC simulations, Y int , are then modified as




; Y ′12 = Y int12 − jωCextgd ,




; Y ′21 = Y int21 − jωCextgd ,
(2)
with ω the angular frequency and j the imaginary unit.
At this point, the intrinsic small-signal equivalent circuit
obtained from the new Y ′ parameters can be compared with
that extracted experimentally from the measurement of the
S parameters of the transistor (taking away the effect of the
contact parasitics) [36].
Contact resistances have also been included in the extrin-
sic equivalent circuit. Rg has an important effect on the
high frequency and noise behavior of the HEMTs, since in
dynamic regime the gate current takes a significant value
(which increases with frequency). In both static and dynamic
calculations the values used for Rs , Rg and Rd (only Rs and
Rd in DC) are similar to those measured experimentally. The
capacitances and inductances of the contacts have not been
considered for the noise calculations since they do not affect
the noise figure of the device (the only sources of thermal
noise are the contact resistances), they just change the opti-
mal admittance for which the minimum noise figure is found.
4 Intrinsic noise parameters: P , R and C
Once the equivalent circuit elements and Y parameters are
calculated, the noise characterization of the device can be
performed. It requires firstly the calculation of the spectral
densities of the drain- and gate-current fluctuations and its
complex cross-correlation, Si d , Si g and Sigid , respectively,
by means of the Fourier transform of the corresponding cor-
relation functions obtained from simulations of long current
sequences (see Ref. [38]). Then the intrinsic dimensionless
noise parameters P , R and C defined by Pucel et. al in [39]
are determined as follows [2,40,41]
P = Sid
4K B T0 |Y21| , R =
Sig |Y21|
4K B T0 |Y11|2








where K B is the Boltzmann constant and T0 the reference
temperature of 290 K. P , R and C represent the drain and
gate noise sources and their cross-correlation, respectively,
and can provide interesting information about the physical
origin of the noise of the devices.
5 Practical description of noise: minimum noise figure
Even if the noise spectral densities and P , R and C para-
meters can provide physical information on the noise of the
devices, from the point of view of practical applications it is
much more useful to characterize the noise behavior of the
transistors through their minimum noise figure, NFmin . The
noise figure, NF represents the noise added by the device
to the signal that it is amplifying, which has an absolute
minimum, NFmin , when the input admittance is Yopt . How-
ever, NFmin does not provide all the information about the
noise, yet for a complete noise characterization four para-
meters are needed: NFmin , noise resistance, Rn , and the
real and imaginary parts of the complex optimum admit-









, which is the com-
monly measured quantity, being Z0=1/Y0 the characteristic
impedance of the system, generally 50 ). The intrinsic min-
imum noise figure, NFintmin, can be calculated following the
classic work of Rothe and Dahlke [42]
NFintmin = 1 + 2Rn(Ycor + Yopt ), (4)
with
Rn = Sid
4K B Ta |Y21|2





























where *, Re and Im stand for complex conjugate, real part and
imaginary part, respectively, of the corresponding complex
magnitude; Ycor is the correlation admittance (associated to
the correlation between gate and drain noise) and Yi j the
extrinsic Y parameters of the HEMT (calculated using the
equivalent circuit of Fig. 1).
By determining all four noise parameters, not only the
minimum noise figure of the device will be known, but
also the admittance one has to connect in parallel to its
input to obtain this optimum noise behavior, Yopt . More-
over, the value of the noise resistance Rn informs on how
the noise figure, NF, increases when the source admittance,
Ys , is different from Yopt [leading to a reflection coefficient
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s = (Y0 − Ys)/(Y0 + Ys)]. The expression for NF is [1]
NF = NFmin + Rn
Re(Ys)
∣∣Ys − Yopt ∣∣2 . (6)
These four noise parameters are complemented with the
associated gain, Gass , which informs on the capability of the
device to amplify a signal with minimum noise (with Yopt
connected to the input). Gass is therefore the power gain
of the configuration corresponding to the minimum noise






Y22 − Y21Y12Yopt +Y11




Another important noise parameter from a practical point
of view is the noise figure with the input matched (Ys =
1/Z0 = 1/50 −1 or, which is the same, s = 0). It is
usually called NF50 (and G50 the corresponding gain)
NF50 = NFmin + 4Rn
∣∣opt ∣∣2
50
∣∣1 + opt ∣∣2 . (8)
The value of NF50 is often employed to experimentally deter-
mine the value of Rn [1].
For the determination of the extrinsic noise parameters,
in addition to the intrinsic noise sources, the parasitic ele-
ments of the equivalent circuit must be considered. The
intrinsic noise is represented by means of the spectral den-
sities (or equivalently, by the P , R and C parameters),
while the extrinsic noise comes from the thermal fluctua-
tions originated in the contact resistances, Rs , Rg and Rd .
The method of extraction of the extrinsic NFmin , already
presented in [19], is detailed in the work of Greaves and
Unwin [43].
6 Monte Carlo versus analytical noise models
In order to better understand the influence of each of the
intrinsic and extrinsic noise sources, the use of an analyti-
cal model for obtaining the behavior of NFmin in HEMTs,
mainly at high frequency, would be extremely useful. The
semi-empirical Fukui model [44] (with four empirical para-
meters, providing small insight into the physical origin of
the noise) and the Pospieszalski noise model [45] (assuming
ambient temperature at the gate resistance and no correlation
between gate and drain noise; with only one free parame-
ter, the drain temperature) have been widely used. However,
they are not able to provide an accurate description of the
noise of HEMTs as a function of the bias, temperature and
frequency, as achieved by MC simulations not only under
optimum noise tuning conditions but also for every input and
output impedances connected to the device. Indeed, the noise
behavior of state-of-the-art HEMTs cannot be explained by
using simple approximations like those used in classical mod-
els for long channel devices, mainly because important ele-
ments of the small signal equivalent circuit of the devices
(Cds , Cgd and gd ) are not considered [2,39].
Following Pucel et al. [39], NFmin can be calculated as a
power series of the frequency, f , through
















Kg = P + R − 2C
√
P R, Kr = P R
(
1 − C2)
P + R − 2C√P R .
(10)
Ta and To are the ambient and the reference temperature,
respectively, and fc = gm/2πCgs the intrinsic cutoff fre-
quency. For low frequencies ( f << fc) Eq. (9) can be sim-
plified by truncating the series at the first order term. By using
fc = gm/2π(Cgs + Cgd), the results obtained using Eq. (9)
agree well with the MC results, but only at low frequency,
since more terms would be needed when f approaches fc.
Also, the frequency-dependent values of P , R, C and the ele-
ments of the small signal equivalent circuit lead to the failure
of the model at high frequency. However, Eq. (9) is useful to
understand the influence of both the intrinsic and extrinsic
noise sources and helps to identify the qualitative contribu-
tion of each of them. For example, it is clear that the higher
is C (gate and drain noise sources are more correlated) the
lower is NFmin due to the cancellation between the drain-
and gate-current noise sources, and also that the reduction
of both Rs and Rg is of key importance for optimizing the
overall noise performance of HEMTs.
Moreover, the use of the MC method has an important
advantage over analytical models when dealing with the cal-
culation of noise: no assumption is made about the values,
correlation or location of the noise sources. On the con-
trary, the microscopic noise sources (the individual scatter-
ing mechanisms) are intrinsically accounted for. The same
applies for the description of the dynamic response. The MC
results do not rely on an specific configuration of the equiva-
lent circuit; the values of the S or Y parameters of the transis-
tors (and their frequency dependence) are directly computed
from the detailed time-domain response resulting from the
microscopically simulated transport processes.
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Fig. 2 Comparison of the Id − Vds characteristics (also the extrinsic
gm and gd are shown in the inset for Vds = 0.8 V) measured in a real
100 nm-gate InGaAs HEMT with those obtained from the MC model
(whose SEM images and simulated geometry are sketched at the left).
From Ref. [21]
7 Comparison with experimental results: 100 nm-gate
InGaAs HEMT
Figure 2 shows the SEM images of the cross section of a
real 0.1 µm recessed-gate δ-doped HEMT with 2 × 50 µm
width fabricated at the IEMN. The layer structure of this
HEMT, which has been considered in the simulations already
presented in Refs. [23] and [46], consists of an InP sub-
strate, a 300 nm Al0.48In0.52As buffer followed by a 25 nm
thick In0.53Ga0.47As channel, three layers of Al0.48In0.52As
(a 5 nm spacer, a 5 × 1012 cm−2δ-doped layer, modelled as a
5 nm layer doped at ND = 1019 cm−3 and a 10 nm Schottky
layer), and finally a 10 nm thick In0.53Ga0.47As cap layer
(ND = 5 × 1018 cm−3). The simulated devices, sketched in
Fig. 2, have exactly the same layer distribution as that of the
real HEMT and nearly the same geometry.
By adjusting separately the surface charge at the cap layer
and at the bottom of the recess (whose values areσc = −6.2×
1012 cm−2 and σr = −4.3 × 1012 cm−2, respectively) and
using contact resistances of about 0.4 .mm, the static I −V
characteristics of the real HEMT have been reproduced quite
closely. The Schottky barrier height is taken to be 0.75 V. In
Fig. 2 we can also observe that the kink effect begins to be
significant at Vds > 0.8 V, increasing the slope of the curves
and worsening the agreement with these simulations (where
this process is not taken into account). The inset of Fig. 2
presents the values of the extrinsic transconductance, gm , and
drain conductance, gd , calculated from the Id -Vds curves,
that show also a good agreement with the measurements.
The intrinsic elements of the small-signal equivalent cir-
cuit of Fig. 1 have then been extracted with MC simulations
and compared with experimental measurements by adding
Id (A/m)































































Fig. 3 Experimental measurements of a Cgs , Cgd and Cds , b fc, c
NFmin and d Gass at 19 and 94 GHz versus Id for an extrinsic bias
Vds = 0.8 compared with the results of MC simulations. From Ref.
[21]
the effect of the quasi-extrinsic capacitances Cextgs , C
ext
gd and
Cextds (with values of 220, 70 and −30 fF/mm, respectively).
Figure 3a shows the experimental and simulated values of
Cgs , Cgd and Cds as a function of the drain current for an
extrinsic drain voltage of 0.8 V. The intrinsic current gain cut-
off frequency (Fig. 3b), fc = gm/2πCgs , is also shown. A
notable agreement between the experimental and simulated
values of the equivalent-circuit elements is observed.
The simulated and experimental values of NFmin and Gass
at 19 and 94 GHz are plotted in Fig. 3c, d, both showing a
very good agreement. Absolute minimum noise figure val-
ues of NFmin ≈ 0.8 dB with Gass ≈ 12.0 dB @19 GHz
and NFmin ≈ 3.0 dB with Gass ≈ 4.0 dB @94 GHz are
obtained at Id about 60 A/m. By adjusting the reference plane
for the measurements we have also obtained a good fitting
for the experimental results of Rn and opt (whose values are
strongly dependent on the position of such reference plane),
for the first time using MC simulations [21].
8 Cryogenic operation of InGaAs HEMTs
Even if the well-established InP HEMT technology is known
to provide the best transistors for cryogenic LNAs, few stud-
ies have been done in order to understand the physics at the
origin of the improved noise performance of InP HEMTs at
cryogenic temperatures [47,48]. Since the noise optimiza-
tion at room temperature does not always work at cryogenic
temperatures, models able to help improving the design at
low temperature are extremely useful. As MC simulations
intrinsically account for the electronic noise and ballistic or
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78 J Comput Electron (2015) 14:72–86
Vgs (V)
















Fig. 4 Id versus Vds for Vds = 0.6 V. Simulated results (symbols)
versus experimental data (lines) at 300 and 77 K and STEM image of
the fabricated InP-HEMT. From Ref. [13]
quasi-ballistic transport, they are the perfect tool to perform
the optimization of the noise of HEMTs at low tempera-
ture. Even if the usual operating temperature of cryogenic
LNAs is 4–15 K, MC simulations have been made at 77 K in
order to remain within the validity limits of our semiclassi-
cal approach. The study has been performed in a 130 nm-gate
InGaAs HEMT fabricated at Chalmers University of Tech-
nology with a similar layer structure of that of Fig. 2 (in this
case thinner channel and spacer of 15 and 3 nm, respectively,
and smaller width of 2 × 10 µm). More details are given in
[8] and [13]. Using values of σc = −5 × 1012 cm−2 and
σr = −2.2 × 1012 cm−2 (satisfying the experimental value
of ns = 1.4 × 1012 cm−2, nearly temperature independent),
MC simulations reasonably reproduce the I -V curves of such
HEMT at both 300 and 77 K, as shown in Fig. 4. Values of
Rs = 0.1 .mm and Rd = 0.06 .mm have been consid-
ered at 300 K and Rs = 0.05 .mm and Rd = 0.03 .mm at
77 K. In good agreement with experimental results [8], par-
asitic resistances are halved when cooled from 300 to 77 K.
Figure 4 shows that for Id above 300 mA/mm, the agree-
ment between measurements and simulations is not perfect
due to the kink appearing in the experiments (more pro-
nounced at 77 K). This kink is not related to impact ionization
since it happens for low values of Vds (around 0.4 V) and we
attribute it to the presence of traps. This mechanism was
not included in the simulations and therefore the kink is not
observed in the MC results. On the upside, we are interested
in the low noise region, or what is the same, the low current
region, not affected by this effect. And the important point is
that a significant increase of the transconductance is observed
in this region when decreasing temperature from 300 to 77 K.
For Id = 50 mA/mm gm reaches a value of 1,200 mS/mm at
77 K when at 300 Kgm was only 750 mS/mm.
In order to characterize the extrinsic dynamic performance
of the HEMT, the cut off frequency ft has been experimen-
tally measured and obtained from the simulations (adding
to the intrinsic MC results the influence of the parasitic ele-
Id (mA/mm)





























ft 300K ft 77K
Fig. 5 Simulated (symbols, dotted lines) and experimental (solid lines)
ft versus Id at 300 and 77 K, both for Vds = 0.6 V. Inset: simulated
|H f e|2 versus frequency at 300 and 77 K. Extrapolated ft is marked.
From Ref. [13]
ments shown in Fig. 1), taking as a base the frequency depen-
dent current gain |H f e|2. As can be observed in the inset of
Fig. 5, |H f e|2 shows the expected 20 dB/dec decay up to
50 GHz and the value of ft has been obtained by taking the
value for which the extrapolation of this slope goes to 0 dB.
Even if MC results overestimate ft (due to the underestima-
tion of Cgs and gd , mainly for Id above 100 mA/mm), Fig. 5
shows a good agreement between the simulation results and
the experimental measurements in the current range under
study. The important result is the moderate increase of ft
when decreasing the temperature from 300 to 77 K (around
20 GHz for Id = 100 mA/mm), mainly due to the enhance-
ment of gm (partially compensated by an increase of Cgs).
Intrinsic noise has been analyzed making use of the P ,
R and C noise parameters, calculated following Eq. (3) and
shown in Fig. 6. It should be bear in mind that simulated
values of R and C are not very precise due to the uncertainty
in the MC calculation of the gate current fluctuations. The
improvement in the intrinsic noise upon cooling is not so
high, but a slight decrease of P and R and an increase in C
can be observed when comparing the 300 and 77 K results.
All of these variations contribute in the good direction for
the reduction of the noise figure, shown in Fig. 7.
The minimum noise figure shows the typical U-shape,
mainly due to the influence of Rn , which increases at both
high (due to the increase of the drain noise, associated with
the P parameter, Fig. 6a) and low drain current (due to the
decrease of the cut-off frequency). Thus, NFmin exhibits
a minimum at intermediate gate bias, for low Id , the so
called low-noise bias conditions. A minimum in the simu-
lated NFmin of 0.15 dB (corresponding to a noise temper-
ature 10 K) has been observed around 80 mA/mm at 300 K
and of 0.05 dB at 20 mA/mm (noise temperature 3.36 K) at
77 K. In good agreement with these results, in the measure-
ments made in a 4–8 GHz LNA, a minimum in the noise
figure was observed at Id = 75 mA/mm for 300 K and at
Id = 15 mA/mm for 10 K. This confirms that the low tem-
123
























Fig. 6 Simulated intrinsic noise parameters a P , b R and c C as a
function of the drain current for 300 and 77 K at Vds = 0.6 V. From
Ref. [13]
Id (mA/mm)















Fig. 7 Simulated minimum noise figure as a function of the drain cur-
rent at 300 and 77 K @6 GHz at Vds = 0.6 V. From Ref. [13]
perature MC simulations capture well the improvement in
the noise due to the cooling, and also the optimum bias
conditions, obtained for lower Id , [13].
9 Optimization of the topology of InGaAs HEMTs
The reduction of the gate length, Lg , down to the technolog-
ical limit (around 20 nm) is the main way to achieve the best
(a)
(b)
Fig. 8 a Schematic topology of the 50 nm LR-HEMTs. b Id versus Vgs
for the 100 and 50 nm LR-HEMTs with different values of the δ-doping
(just 5 × 1012 cm−2 for 100 nm). Vds = 0.5 V and the Schottky barrier
height is taken to be 0.75 V for all of them. The inset shows the values
of gm versus Id
performance of HEMTs. However, some constraints must be
taken into account. When reducing the gate length it is conve-
nient to keep constant the aspect ratio (gate length over gate-
to-channel distance) in order to limit short-channel effects.
This operation can lead to the appearance of other unwanted
effects, like the depletion of the channel due to the surface
potential or the tunneling of electrons from the channel to the
gate. Here we will study the influence of important design
parameters like the δ-doping level, the width of the devices
and the recess length, in order to obtain their optimum values
for maximum frequency and minimum noise operation in the
case of 50 nm-gate HEMTs [20,21].
The geometry of the simulated devices, shown in Fig. 8a,
is similar to that of the 100 nm-gate HEMT studied in Sect. 7
(see Fig. 2). Only the gate length and the thickness of the
different layers are modified. In this case, the thickness of
the channel is 10 nm and the gate-to-channel distance 12 nm.
The aspect ratio decreases from 5.0 in the 100 nm device
to 4.2 in the 50 nm one. Consequently, short channel effects
are expected to be more important in the latter. The value of
the δ-doped layer doping is a key parameter, since it must
be sufficiently low to avoid conduction through it, but high
enough to fill up the channel. The charge of the δ-doped
layer must also be able to screen the influence of the surface
charge placed on the recess, thus avoiding the depletion of
the channel, effect which depends also on the gate-to-channel
distance. The combination of all these effects can be easily
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taken into account through the MC simulation of the transis-
tor. We have performed the simulations with four different
values for the δ-doping: 5, 6, 7 and 8×1012 cm−2. The recess
length has also a significant influence on the electric field pro-
file inside the devices. In order to study its influence on the
frequency and noise performance of the devices we have sim-
ulated 50 nm-gate HEMTs with a recess of 100 nm (denoted
by LR-HEMTs, whose geometry is shown in Fig. 8a) and
20 nm (SR-HEMTs) at each side of the gate.
In Fig. 8b it can be observed that, with the same δ-doping
of 5×1012 cm−2, the current decreases when the gate length
is reduced from 100 to 50 nm, although an increase was
expected (due to an enhanced velocity overshoot of the elec-
trons in the channel). The cause for this degradation of the
transport properties is the depletion of the channel provoked
by the surface charges lying in the bottom of the recess, whose
effect is stronger due to a shorter distance to the δ-doped
layer. To solve this problem the value of the δ-doping must be
raised, thus increasing the current provided by the device. The
increase of the current also enhances the transconductance,
but has its negative counterpart; high values of the δ-doping
lead to conduction through the δ-doped layer (parasitic chan-
nel), thus increasing the drain conductance (not shown) and
degrading the extrinsic performance of the device. Also the
values of Cgs and Cgd raise with a higher δ-doping, thus
worsening the dynamic performance of the devices.
The extrinsic frequency performance of the devices can
be characterized, in addition to the use of ft , through the
maximum frequency of oscillation, fmax , which corresponds
to the frequency where the unilateral power gain, U , goes
to unity. In order to obtain U and fmax (in parallel with
|H f e|2 and ft ), the extrinsic Y parameters of the devices
have been obtained with MC simulations by adequately intro-
ducing the values of the parasitic elements of the equivalent
circuit. The maximum values of ft and fmax for the 100
and 50 nm HEMTs are plotted in Fig. 9, showing that the
reduction of the gate length allows improving the frequency
performance of the HEMTs due to lower gate capacitances.
Fig. 9 Maximum value of ft and fmax versus δ-doping for the 100
and 50 nm HEMTs. Vds = 0.5 V
Figure 9 also shows that, while ft increases, fmax decreases
when increasing the δ-doping. The increase of ft can easily
be explained by the increase of gm (which is more impor-
tant than that of Cgs). Moreover, following the behavior of
gm , the most important enhancement is obtained when the δ-
doping is raised from 5 to 6 × 1012 cm−2 (for higher values,
both gm and ft are only slightly enhanced). The origin of the
decrease of fmax with the δ-doping is the degradation of the
gm/gd and Cgs/Cgd factors, which are important for fmax
but do not affect the value of ft . These dependencies were
confirmed in [49], where the experimental results obtained
in 130 nm gate HEMTs follow the trends predicted by our
MC simulations in [20,21].
As concerns the dependence on the recess length, the static
characteristics of the SR-HEMTs are practically the same as
those shown in Fig. 8b for the LR-HEMTs. However, even if
Id and gm are similar for both types of devices some slight dif-
ferences appear: gd increases and Cgs decreases when reduc-
ing the recess length (in qualitative agreement with the usual
results in experimental devices). The lower Cgs leads to a
higher ft in the SR-HEMTs with respect to LR-HEMTs, but
fmax is lower due to the increase of gd .
In Fig. 10, NFmin at 94 GHz is represented together with
Gass as a function of the drain current for the 50 and 100 nm
HEMTs. The dependence of the absolute minimum of NFmin
(and its Gass for the same bias point) on the value of the δ-
doping is also shown. Figure 10a shows that for the same
δ-doping of 5 × 1012 cm−2, the 50 nm HEMT exhibits an
improved NFmin with respect to the 100 nm device (2.4





Fig. 10 Comparison of the 100 and 50 nm HEMTs with different δ-
doping (just 5 × 1012 cm−2 for 100 nm) and recess lengths. a NFmin
and b Gass at 94 GHz versus Id (for the LR-HEMTs with Vds = 0.5 V).
c Absolute minimum of NFmin and d corresponding Gass (for the bias
point of minimum noise) versus δ-doping
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tage of reducing the gate length, from the point of view of
low-noise operation, is the increase of Gass (Fig. 10a), pass-
ing from 4 dB to more than 6 dB (value which is nearly inde-
pendent of the δ-doping). Figure 10c, shows that a higher
δ-doping increases the value of NFmin , but it is possible to
minimize this degradation by shortening the recess length
(due to the reduction of Cgs , that has a strong influence on
NFmin).
The intrinsic MC simulation of the devices does not
depend on the device width, W , since the only output parame-
ter is the current, which scales linearly with W (the obtained
current density is constant). However, the different depen-
dence on W of the extrinsic elements of the equivalent cir-
cuit makes the extrinsic dynamic and noise behavior of the
devices to be dependent on W . One can assume that the
extrinsic capacitances Cextgs and C
ext
gd are directly proportional
to W . However, for very short W , these geometric capaci-
tances do not actually vanish but reach a certain saturation
value due to fringing effects. This offset (the value that the
capacitances take for W = 0) makes the relative effect of
the parasitic capacitance to be more important and leads to a
deterioration of ft , fmax and NFmin . Figure 11 shows their
values obtained with no offset and by considering offset val-
ues of 3.0 and 1.0 fF for both capacitances (in the range of
the experimental values).
Figure 11a shows how fmax increases when decreasing
W , reaching a quasi-saturated value when W is lower than
10–20µm. However, if the correct model for the parasitic
capacitances (with offset values) is used, it can be observed
that the value of fmax first increases when reducing W , but
only down to a certain value of W , for which fmax begins to
decrease. Therefore, the maximum value of fmax is obtained
for an intermediate value of W , around 50 and 30 µm if the
offset is 3.0 and 1 fF, respectively. In the case of ft , an impor-
tant decrease is observed for low W when introducing the
offset capacitances. In both cases it is more important the
influence of the offset of Cextgd than that of C
ext
gs .
In order to show the dependence of the noise behavior
on W , the values of NFmin and Gass , together with those of
NF50 and G50 are plotted in Fig. 11b, c. In the figure it can
be observed how the reduction of the offset parasitic capaci-
tances is very important for the improvement of the low-noise
operation of the HEMTs (decrease of NFmin and increase of
Gass) mainly when W is lower than 50 µm. Again, the value
of W for an optimum noise performance must be chosen as
a tradeoff between the small width needed for the reduction
of the gate resistance and a sufficiently large one for avoid-
ing the effect of the offset parasitic capacitances and prob-
lems of matching. In fact, it is interesting to see that NF50 is
less affected by the offset capacitances than NFmin , but both
Gass and G50 can be strongly degraded if the value of W is
not adequate. From Fig. 11 it can be easily c that the high-




Fig. 11 a ft and fmax , b NF50 and NFmin , and c G50 and Gass at
94 GHz for the 50 nm LR-HEMT with δ = 5×1012 cm−2 as a function
of the width of the devices. Three different models for the extrinsic
capacitances are used, without offset (solid lines), with offset of 1 fF
(dashed lines) and 3 fF (dotted lines). The inset shows Cextgs and C
ext
gd
versus W in the different models
much improved not only by adequately choosing its W , but
also by reducing the value of the offset parasitic capacitances
with an optimum design of the device masks (for example
by using single finger gates [40], for which the offset capac-
itances are lower than with typical multifinger topologies).
10 Kink-effect related noise in InGaAs and InAs
HEMTs
MC simulations, by providing information about the micro-
scopic internal quantities of interest in the devices, allow
identifying the physical origin of some peculiar behavior of
HEMTs. Such is the case of the kink effect, present both
in InGaAs and InAs transistors [15,50]. It consists in an
anomalous increase in the drain current Id at sufficiently high
drain-to-source voltages Vds , which leads to a reduction in
the gain and a rise in the level of noise [17,51].
Even if the influence of kink effect on the DC, AC and
noise behavior of the transistors is similar for both InGaAs
and InAs technologies, its physical origin exhibits signif-
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Fig. 12 Comparison between the experimental output characteristics
and those obtained with MC simulations with and without impact ion-
ization for the isolated-gate Sb-HEMT whose schematic topology is
also shown. From Ref. [50]
icant differences, mainly related to the location inside the
device of the holes (generated by impact ionization) at the
origin the effect. For the analysis of this phenomenon is
therefore essential to include in the model impact ioniza-
tion events as well as hole recombination, that we consider
following the models described in Sect. 2. We have obtained
a good agreement between MC simulations and experimen-
tal measurements for the case of the 225 nm-gate InAs/AlSb
HEMT of Refs. [49,50] (its geometry and output character-
istics are shown in Fig. 12), whose gate is isolated in order to
avoid the gate leakage. The best fit has been obtained when
using contact resistances with values Rs = 0.13 .mm and
Rs = 0.38 .mm, and setting the impact ionization parame-
ters to Eth = 0.41 eV, S = 1012 s−1 and τrec = 0.05 ns.
MC simulations enable the identification of the physi-
cal origin of the kink effect in both InGaAs/InAlAs and
InAs/AlSb HEMTs as follows [15,50]. For high enough Vds
the holes generated by impact ionization mechanisms, mainly
in the gate-drain region, move towards the source contact.
This happens for Vds about 0.7 and 0.3 V for InGaAs and
InAs HEMTs, respectively, when the gate-to-drain voltage
provides the electrons with a kinetic energy similar to the
bandgap of the channel semiconductor (0.75 eV for InGaAs
and 0.35 for InAs). In the case of InGaAs HEMTs, the gen-
erated holes are confined in the channel (type I heterojunc-
tion) and tend to pile up under the source side of the gate,
Fig. 13a. For the Sb-HEMT, the valence band discontinuity
and the electric field benefit the descent of the holes towards
the AlSb buffer (type II heterojunction), where they accumu-
late, mainly under the gate and at the gate-drain region of the
transistor, Fig. 13b. Due to this pile-up of positive charge,
the potential barrier which controls the passage of electrons
through the channel is lowered, thus the channel is further
opened and Id increases, leading to the kink effect in the




Fig. 13 Hole density map for the a InGaAs and b InAs HEMTs. MC
simulations of the (c) and d output characteristics and (e) and f Sid (0)
versus Vds obtained with and without considering impact ionization
mechanisms. c and e correspond to the InGaAs HEMT, d and f to the
InAs one. Two different values of τrec have been used: 0.01 and 0.1 ns
for the InGaAs HEMT, and 0.02 and 0.05 ns for the Sb-HEMT
enhancement in the electron flow through the channel, since
the number of electrons/holes generated by impact ionization
is very low so as to provide a significant contribution to Id .
In InAs HEMTs, the increase of Id for a fixed Vds due
to the appearance of holes grows with Vgs . This behavior is
the opposite of that found for InGaAs devices, in which the
increase of Id is lower for higher Vgs , which occurs because
although the electron concentration in the channel is larger
when the channel opens, the maximum electron energy is
reduced due to the lower gate-to-drain potential. In the case
of InAs HEMTs the bandgap is much smaller, thus impact
ionization probability still remains significant for higher val-
ues of Vgs . Besides, impact ionization events take place not
only near the maximum of electron energy (under the gate
electrode), but all along the drain-side of the channel, where
the electron velocity is higher when increasing Vgs .
Apart from this static effect, impact ionization and hole
recombination lead to fluctuations of the hole concentration
in the channel, particularly in the pile-up. Since these charge
fluctuations are strongly coupled to the drain-current fluc-
tuations by the high transconductance of the transistor, an
important increase of the drain-current noise is expected to
take place concurrently with the kink in the Id − Vds curves.
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The low-frequency value of Sid , Fig. 13e, f, is found to
increase with Vds (due to the higher number of impact ion-
ization events) and τrec, both enhancing the pile–up of holes
under the gate. The charge fluctuations in the hole pile–up are
strongly coupled to the drain current fluctuations by the self-
consistent potential (due to the strategic position of the holes,
Fig. 13a, b), and they enhance Sid (0). Indeed, Sid (0) depends
on Vds and Vgs in a similar way to that shown by the kink-
related increase of Id : more pronounced for (i) higher Vds and
(ii) lower Vgs in InGaAs- and higher Vgs in Sb-HEMTs. How-
ever, the relative increase of Sid (0) with respect to its value
when impact ionization is not considered in the simulations
is much higher than that of Id . Thus, in conditions where
the kink effect in the Id − Vds curves is hardly detectable
(for example when Vds is just above the onset of impact
ionization mechanisms, Vds = 1.0 V for the InGaAs HEMT,
Fig. 13c, and Vds = 0.3 V for the Sb-HEMT Fig. 13d), Sid (0)
already exhibits a significant increase (Fig. 13e, f). This indi-
cates that when HEMTs are biased in the vicinity of the kink
onset, even if the static behavior of the transistors is not per-
turbed, their noise performance can be severely degraded,
since drain noise is extremely sensitive to the dynamics of
holes generated by impact ionization.
The cutoff of this excess noise should thus be related
to the characteristic time of the fluctuations of the amount
of accumulated holes. In fact, Fig. 14, corresponding to
the InGaAs transistor, shows how the spectral density of
drain-current fluctuations, Sid( f ), for the applied voltages
for which impact ionization events take place (Vds > 1.0 V),
presents a low-frequency plateau (which is not present when
impact ionization is removed from the simulations) whose
cutoff frequency is linked to the impact ionization rate and the
hole recombination time, thus being of the order of 1/τrec. At
higher Vds the level of the plateau increases, since the effect
(a) (b)
Fig. 14 Sid ( f ) for Vgs = −0.3 V and a τrec=0.01 ns and different Vds ,
and b Vds = 3.0 V and different τrec , and also in the absence of impact
ionization
of impact ionization is more pronounced and the increment
of Id is larger, see Fig. 13c.
Within our MC model, which does not include gate tun-
neling, the gate noise at low frequency is null in the absence
of impact ionization. In contrast, in the presence of the kink
we find that it exhibits the expected full shot noise behavior;
thus Sig(0) is close to 2qlg (not shown) [17], being maximum
when the device is near pinch-off, just where optimum noise
conditions are obtained. This will lead to a degradation of
the noise figure of the transistors due to the increase of both
Sid and Sig . As a consequence, kink effect must be avoided
in order to improve the low-noise performance of HEMTs.
11 Double gate InGaAs HEMTs
One possible way to enhance the performance of HEMTs is
the use of the double-gate (DG) geometry (a gate is placed on
each side of the conducting channel, Fig. 15) [52,53]. In spite
of the technological difficulties for the fabrication of DG-
HEMTs, they offer numerous advantages over conventional
single-gate (SG) devices by providing a better charge con-
trol. Thus, the DG-device exhibits a better pinch-off behavior,
lower gd and higher gm . The source and drain parasitic resis-
tances are lower due to the higher electron concentration, and
Rg is practically halved (two contacts are used), this leading
to a considerably improved extrinsic dynamic behavior (in
terms of fmax ) [53]. Due to all these advances introduced
by the DG-architecture, an improvement of the intrinsic and
extrinsic noise performance is also expected. These expec-
tations have been confirmed by the MC simulations of the
100 nm-gate DG-HEMT shown in Fig. 15 when compared
with its SG counterpart (Fig. 2), see Ref. [53]. Figure 16
shows the good agreement obtained between MC simulations
and experimental measurements of Id −Vds curves (and also
for the small signal equivalent circuit elements, before the
onset of trapping effects for high Vgs).
Even if noise measurements were not performed for
the DG-HEMT, the results obtained with MC simulations,
Fig. 17, allow us to the compare the noise performance of
both kind of topologies. P and R (Fig. 17a, b) take higher
values in the SG-device. This happens because carriers in the
(a)
(b)
Fig. 15 a SEM image of a 100 nm-gate DG-HEMT fabricated at IEMN
(Lille, France) and b schematic drawing of the simulated device
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Fig. 16 Experimental and MC values of (a), b Id − Vds and (c), (d)
gm versus Vgs (at Vds = 0.5V) for the 100 nm-gate (a), c DG- and (b),








Fig. 17 MC values of the intrinsic a P, b R and c C parameters, and
the intrinsic and extrinsic d NFmin , e Rn and f Gass versus Id for
the 100 nm-gate DG- and SG-HEMTs. Vds = 0.5 V. In (a)–(c) the
corresponding tendency lines are also plotted
DG-device are completely confined in the channel and the
current fluctuations due to electrons injected into the buffer
are avoided. The change between low/high horizontal veloc-
ity of electrons in the buffer/channel leads to drain current
fluctuations, while the associated vertical motion generates
an excess of gate current noise. The suppression of these real
space transfer processes reduces both drain and gate current
noise. On the other hand, C is about the same for both types
of devices, Fig. 17c, since the electron dynamics inside the
channel and the gate-channel coupling are similar.
The extrinsic noise performance of the devices is described
through the parameters NFmin and Rn together with Gass . In
Fig. 17 we present their MC values @94 GHz for Vds = 0.5 V
as a function of Id for both DG- and SG-HEMTs. The corre-
sponding intrinsic values, calculated without considering the
parasitic contact resistances Rs , Rd and Rg , are also plotted
for comparison. The intrinsic NFmin is lower in the DG- than
in the SG-HEMT (the minimum values are 1.1 and 1.4 dB,
respectively) due to the reduction of the intrinsic drain and
gate noise (lower P and R). When the contact resistances
are taken into account, the extrinsic NFmin is significantly
improved by the use of the double gate architecture, not only
due to the better intrinsic behavior but also to the lower par-
asitic contact resistances. The extrinsic Rn and Gass are also
much improved in the DG-structure, thus allowing both for
a better noise matching and a higher gain at low noise condi-
tions, and, as a consequence, a more flexible MMIC design.
12 Conclusions
We have performed an exhaustive analysis of static, dynamic
and noise performance of InGaAs and InAs HEMTs by using
a MC simulator whose results have been contrasted with
experimental measurements. A very good agreement has
been found in the Id − Vds characteristics, small-signal and
noise parameters, thus confirming the validity of the simula-
tion model. The effect of the extrinsic elements of the small-
signal equivalent circuit on the noise behavior of the devices
has been analyzed, thus obtaining important information that
can be used for the optimization of the fabrication process.
We have found that the reduction of the gate resistance is the
most efficient method for obtaining low-noise devices.
When scaling down the gate length below 100 nm, the
simulations show that the noise level is deteriorated with the
increase of the δ-doping; therefore, its value must be as low
as possible while maintaining a sufficient level of current.
A decrease of NFmin is observed when reducing the width
of the devices, W , with a lower limit imposed by the offset
value of the parasitic capacitances, that degrade the low-noise
operation for small W . Moreover, the increase of Rn for low
W leads to a considerable deterioration of NF50, thus being
critical to work at the optimum matching conditions in order
to achieve a low noise level. We have also confirmed that
when reducing the recess length the I − V characteristics
of HEMTs are almost unchanged, but a slight degradation
of fmax (due to the increase of gd ) and an improvement of
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NFmin and NF50 (due to the reduction of Cgs) take place
(with similar gains).
The effect of the impact ionization processes and the con-
sequent kink effect on the noise of both InGaAs/AlInAs and
InAs/AlSb HEMTs have also been studied. The kink is orig-
inated by the pile-up of holes that counteract the effect of
the gate potential avoiding the channel pinch-off. Due to the
different type of heterojunction, the accumulation of holes
takes place at the source side of the gate in InGaAs/AlInAs
HEMTs, while for Sb-HEMTs they are placed at the AlSb
buffer (under the gate and at the gate-drain region). An impor-
tant increase of the drain-current noise at low frequency takes
place in the presence of the kink due to the strong coupling
between the fluctuations of hole density in the pile-up and
the drain current. The gate current is found to exhibit shot
noise related to the hole gate-leakage current, thus taking the
highest values near pinch-off, close to the optimum biasing
conditions for low noise operation. We conclude that the kink
effect strongly degrades the noise performance of HEMTs,
even at microwave frequencies, due to the increase of both
Sid and Sig .
Finally we have confirmed the improvement obtained with
the use of the double gate topology. The extrinsic noise
behavior (in terms of NFmin , Gass and Rn) is significantly
enhanced due not only to the better intrinsic noise perfor-
mance, but also to the lower Rs , Rd and Rg .
As overall conclusion, the MC technique has been shown
to be a powerful tool for the analysis of noise in high-
frequency semiconductor devices, in particular ultra-short
gate HEMTs based on high mobility semiconductors such as
InGaAs or InAs.
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